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Abstract-A novel approach to dynamic SEE ADC testing is 
presented. The benefits of this test scheme versus prior 
implemented techniques include the ability to observe ADC SEE 
errors that are in the form of phase shifts, single bit upsets, bursts 
of disrupted signal composition, and device clock loss. 
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I. INTRODUCTION 
AN~OG to digital co~ve~ers (ADCs) are widely utilized in critical space apphcat1ons. As a part of the device 
selection process, it is essential to perform error-rate 
calculations to determine if the device will satisfy system 
requirements while operating in harsh radiation environments. 
Error rate calculations for such environments are based on the 
device's Single Event Effects (SEE) characterization and 
associated SEE cross-sections. SEE cross-sections are 
generally calculated by counting error events as the devices 
under test (DUTs) are irradiated. Parameters used in SEE rate 
calculations are the number of error events per particle 
fluence, linear energy transfer (LET) of particles, and the 
targeted environment. A caveat to this approach is that it can 
over-simplify a complex characterization by not differentiating 
between error events. In order for flight-project designers to 
implement efficient mitigation strategies for ADC devices, it is 
equally important to categorize error signatures such as output 
signal amplitude response, signal phase-offset effects, and 
error duration as they vary among ADC technologies. 
Consequently, the granularity and accuracy of fault 
observation during SEE testing must be robust. 
Over the years, various approaches have been used to test 
ADC SEE sensitivity [1)-[4). The plethora of approaches is a 
direct result of the absence of a standardized test methodology 
that stipulates test conditions such as: input signal activity 
(dynamic versus static), clock sample rates, error signature 
characterization, and test vehicle noise filtration. The lack of a 
standard test methodology can result in Single Event Upset 
(SEU) cross-section calculations that significantly deviate 
from one another and mischaracterize the device's complete 
radiation response. As a result, inaccurate device error 
prediction rates can be generated, substandard devices for 
critical applications can be utilized, and missions can 
consequently be compromised. 
In response to the growing need of ADC SEE test 
enhancement and standardization, the NASA Goddard 
Radiation Effects and Analysis Group (REAG) has 
investigated and developed a variety of ADC SEE test 
schemes. This paper is a synopsis of one of the REAG testing 
strategies referred to as the Four Point Windowing Scheme 
(FP). The FP SEE test methodology is novel and has 
demonstrated advantages over other ADC SEE test schemes. 
Benefits of FP include its enhanced ADC output observability 
and error event differentiation during SEE testing. 
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potential SEE. 
The content of this paper provides a brief section regarding 
ADC background and critical system implementation 
requirements. A section dedicated to test process development 
and test-bed implementation follows. The paper concludes 
with radiation test results, analysis; and future development of 
the FP methodology. 
II. BACKGROUND 
A. General ADC Operation within Systems 
The purpose of using an ADC within a system is to convert 
an analog signal, into a sampled digital signal, x(n), in order to 
perform robust processing in the digital domain. To facilitate 
computations, signal processing is generally applied to x(n) in 
the frequency domain (X(k)). Computer systems generally use 
Discrete Fourier Transforms (DFT) (or some form thereof 
such as Fast Fourier Transforms {FFT)), to manipulate the 
phase and amplitude spectra of sampled signals. The DFT of a 
sampled input signal, x(n), is performed on a discrete number 
of samples (N). If the sampling frequency is fs and there are N 
samples taken, then the frequency spectrum X(k) generated by 
the DFT will consist only of values at kfs/N where k=O . .. N-1 
[13J,[I4]. Therefore, if there are N time-samples of x(n) then 
there will also be N X(k) frequency transformations. It is 
important to note that the conversion will be inaccurate if any 
points are missing. Therefore ( I) must be satisfied. 
.. --·--·--·· ------ -· --1 
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signatures, more complex implementation schemes may be 
necessary. In order to employ the proper functionality, ADC 
SEU noise must be well characterized for amplitude, phase, 
and output continuity. The following sections describe 
possible ADC noise regarding normal· operation and the 
additional impact of SEE. · 
B. The Characteristics of ADC Parametric Noise versus SEE 
Noise · 
Typical manufacturer ADC parametric characterization 
involves measuring error generated by quantization noise 
together with other noise sources such as jitter, non-linearities, 
fixed pattern noise, reference voltage irregularities, power 
supply variations, missing codes, and thermal noise [8]-[12]. 
There are several measurements that characterize how the 
noise levels affect both the phase and amplitude of the ADC 
output under various operational conditions[8]-[11]. Two very 
common error measurements performed by the manufacturer 
are the Signal to Noise Ratio (SNR) and the Effective Number 
of Bits (ENOB). Parametric noise is minimized by the 
manufacturer however it is always present under normal ADC 
operation. It is considered to be spread throughout every cycle 
of the ADC output and if enough cycles of the ADC output are 
analyzed, the characterization is reliable and most importantly, 
repeatable. The designer compensates for ADC SNR and 
ENOB by filtration, mitigation, or allowance of specified 
system error. 
During device irradiation, parametric degradation can occur 3x(n}V n =O ... N-1 
3X(k)'v'k =O . .. N-1 (1) after the device has endured a certain amount of dose. The amount of dosage required to reach degradation is specific per 
The DFT is defined in (2) [l3J[I4J. device and can be measured via Total Ionizing Dose (TID) 
N testing. It will be illustrated that during SEE testing and prior 
X(k) = "'"'x(n) .n - j27TIIK IN L..J ~ (2) to parametric-degradation, the tested ADC devices were able 
n=O to recover to normal operation after experiencing SEEs. It will 
Pertaining to (2), each X(k) element will have an amplitude also be·demonstrated that the major differences between SEEs 
component and a phase component. SEUs generated in the and parametric noise are that ionizing particle strikes can · 
ADC's sample clock circuitry can dissatisfy (1) by loss of perturb the output for multiple cycles with significantly greater 
sample outputs or impact sample timing resulting in erroneous values than normal parametric noise. However, the SEE 
phase offsets. Other types of SEUs can impact the digitized perturbations only last for a discrete amount of time. In 
amplitude. It will be shown that amplitude effects can be so · addition, the SEEs occur randomly and are not necessarily 
severe such that a signal can flatten for a significant number of exactly repeatable. Consequently, because parametric testing 
ADC clock cycles. In either case, the designer must be aware evaluates a different set of conditions and device response than 
of the event duration, event frequency, and type of possible that of SEE analysis, implementing parametric tests for SEE 
errors due to SEUs. evaluation will not produce comprehensive SEE information. 
In addition, be~ause the complexity of DFT processing Instead, an evaluation of signal decomposition, phase error, 
significantly increases as N increases, a design tradeoff must and their duration is essential. 
______ _ b~_mad.e _on the size_of_N._Ho~eyer,_in _the presence ofSEUs,, ___ In_general, ADC SEEs can occur. due to a _transient .in the ___ _ 
if N is too small (not enough samples per DFT processing ADC's analog or digital circuitry. Analog error signatures such 
cycle), then the affected X(k) elements may contain too much as voltage regulation becoming instable or PLL strikes 
error. The consequence of not obtaining enough samples can increasing output ji~er will manifest at the ADC outputs and 
potentially amplify the upset in .the frequency domain (or are distinct from digital SEEs. Other upsets such as digital 
reduce averaging capability) and might subsequently cause clock transients causing many DFFs to lose their state will 
catastrophic events. One example of such an event is a filter produce a temporary Single Event Functional Interrupt (SEFI). 
processing the inaccurate X(k) information causing a feedback Therefore, SEE testing should be able to: 
system to become unstable. -- Check for code errors due to transient capture, DFF 
Based on system implementation, and possible error upset, or voltage reference upsets. 
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- Detect jitter from PLL or other analog sampling clock 
upsets. 
- Detect clock upsets that can cause SEFls 
-- Detect complete disruption of ADC output or activity 
As previously stated, because the SEEs are random, time-
discrete upsets and are not spread throughout every cycle of 
ADC output (as with parametric noise), there must be enough 
information for each data cycle to capture and evaluate the 
nature of the various SEEs. It should also be noted that output 
transients can occur in the digital ADC output buffer; however, 
such errors have an insignificant cross-section as compared to 
other upsets and are categorized with code upsets for this 
study. 
The purpose of this study is to monitor the severity of 
various SEU error signatures. It is expected that this SEE 
analysis be used in conjunction with the manufacturer's 
parametric evaluation as an additional noise source regarding 
filtration, mitigation, and general critical-system design 
considerations. 
C. Design under Test (DUT) Architectures 
As previously stated, the two DUTs that were evaluated 
.were the ADC14 155 [6] and the ADS5424 [5]. Both DUTs 
contain common elements such as PLL clocking circuitry and 
voltage references. However, data digitizing and correction 
circuitry are distinct. As an example of differentiation, the 
ADC14155 is a pipelined digitizer while the ADS5424 uses 
successive approximation. 
III. SEE TEST METHODOLOGY EVALUATION 
Regardless of the test methodology employed during SEE 
evaluation, it is important to filter the non-SEU noise 
generated from the test vehicle and the ADC device. 
Consequently, if each test consists of comparing the ADC 
output code (xn) to an expected value, then compensation must 
be made due to inherent system error during the comparison 
process. 
. . 
As a solution, prior to testing, system noise was measured 
for each test type. A minimal error-bound (EB) windowing 
each expected value was calculated per test set-up such that no 
ADC output code errors exist during operation and pre-
irradiation. The EB code value can be translated to its 
corresponding voltage level (VEB) as illustrated in (3). 
-------···· ·-·-------------· - . . -----
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l . SEU ADC cross-sections obtained from different test 
vehicles with different noise characteristics can be compared 
by analyzing cross-sections with· common VEB ·values. 
2. SEU ADC cross-sections obtained from different 
ADCs with a different number of output bits can be compared 
by analyzing cross-sections with common VEB values. 
3. The amplitude of ADC SEU code errors can be better 
analyzed. As an example, histograms can be developed 
binning amplitude errors within particular ranges. 
The following sections will discuss three test methodologies 
that were investigated. As previously stated, all SEE tests 
utilized minimal EBs during radiation tests. 
A. Single Point (SP) Test Scheme 
AOCOATA 
INPUT 
Fig. I: Single Point - Clock and Data arc the Sarne Frequency. Actual clock is 
the same sinusoid as the data input but is illustrated as a square .wave for 
simplification of demonstrating sampling points. 
The REAG approach to SP ADC SEE testing is to apply 
input excitation to the ADC clock and data connectiors from 
the same source (i.e. clock and data input signals are tied 
together). Clock frequency, fs, is strictly equal to data 
frequency, fd. Consequently, the . ADC will theoretically 
always sample the same point as illustrated in Fig. 1. As a 
result, the data output of the ADC should stay near constant. 
This test becomes advantageous because data and clock are 
generated from the same source; SP is simple to set up and bas 
minimal test vehicle noise. For a 14-bit ADC, a minimal EB of 
16 ( l.95mv) was calculated for the implemented test vehicle. 
Let E be the expected value and Xn the ADC output code, then 
(4) is the SP comparison performed for every x,, in the LCDT. 
(E-E%)<xn <(E+E%} (4) 
B. Differential Points (DP) Test Scheme 
The REAG approach to .ADC SEE DP testing (otherwise 
known as Beat Frequency) [4][12] is to apply input excitation 
to the ADC clock and data connections from separate signal 
generators. The clock frequency (fs) is expected to gradually 
lag the data frequency (fd) such that the ADC output will 
slowly change. Hence, the difference between two consecutive V _ EB *Vpp 
EB - 2 Nb 
(3) ADC outputs (Xn and x,,.1) is expected to be minimal as 
illustrated in Fig. 2. It is important to note that the temporal 
Regarding (3), Nb is the number of ADC output bits and VPP •.. difference ..between_x.i . and x,,.1- is . one . ADC-clock . cycle.-.-· ·-. 
is ilie pea.le-to-peak manufacturer supplied voltage range. Additionally, one ADC clock cycle is slightly shorter than one 
Potential SEEs that fall within the EB window will not be data input sinusoid cycle. 
observable. Therefore, to obtain maximum observability, it is 
essential to minimize test vehicle noise. EB values will change 
based on the test set-up, Number of ADC output bits, and the 
ADC DUT. SEE tests are performed with the minimum 
calculated EB, however, post processing of radiation data 
entails calculating SEU cross-sections at various EB values so 
th~: . 
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Fig. 2: DP (Beat Frequency [4]) Clock and Data Waveforms. Actual clock is a 
sinusoid but is illustrated as a square wave for simplification of 
demonstrating sampling points. 
Equation (4) illustrates the DP relationship between the 
input signal frequency and the sample frequency for a 14 bit 
ADC. 
fd fs = h = 1.000019/d }- 1 Nb 
2 tr 
(5) 
A minimal EB of 96 (l l.7mv) was calculated for the ' 
implemented test vehicle. Equation (6) is the DP comparison 
performed for every Xn and Xn-t in the LCDT. 
-(E%)<xn -xn-J <(E%) (6) 
C. The Pros and Cons of SP and DP testing 
The benefit of the SP and DP schemes is that they are 
relatively easy to implement. Both methodologies prove to be 
sufficient at counting errors during · irradiation. As a result, 
general SEE error cross-sections are . valid using these 
techniques and are currently used in critical missions for upper 
bound ADC error prediction. It is important to note that the 
error rates calculated via the SP and DP schemes represent all 
errors that fall outside of the error bound windows without 
differentiation between error signatures. . 
One concern about the SP method is that the same sample 
point within a data period is always sampled; whereas after 
thousands of cycles, the DP method can sample every point 
along a sinusoid input. However, it is important to note that the 
• 4 
settings. The SP minimal EB is equal to 16 and the DP 
minimal EB is equal to 96. The relatively noisy DP test vehicle 
requires a larger EB and thus does not have the resolution of 
SEU observability as the SP. Filters can be used at the test 
vehicle level to reduce the noise [12]. However, 
implementation can be expensive, very complex, and may not 
provide much return because of the nature of SEEs and the 
amount ofrequired data sampling per data input cycle. 
As previously stated, the SP and DP methods provide 
overall error rates that are nonspecific per error type. Due to 
the complexity of ADC devices, a variety of error signatures 
can occur depending on the circuitry affected by the particle 
strike. Consequently, it is desirable to know how often 
particular errors can occur. Because only one point per data 
period is sampled in the SP and DP schemes, errors such as 
jitter, flattening, or small perturbations to the output signal 
composition are difficult to identify and differentiate. 
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Fig. 3: SP and DP Cross•sections with various error mask {EB) values. The 
DP cross-section with EB = 96 is similar to the SP cross-section with 
EB=l28. This illustrates that there is not much advantage to implementing 
DP when performing SEU testing. 
DP scheme only samples approximately one point per input D. Four Point (FP) Test Scheme 
data period (see (5)). Although a proven method for 
parametric testing, the DP method proves to provide similar 
cross-sections as the SP method at compatible Veb masks. Fig. 
3 illustrates that the DP scheme and the SP scheme for a 14 bit 
ADC are statistically equivalent for similar EBs. In this figure, 
ADC DATA INPUT 
the DP cross-section with its minimal EB of 96 (II. 7mv) has ADC CLOCK INPUT 
been compared to the SP cross-section with an EB of 128 
(l 5.6mv). Two points contribute to the explanation of SP and Fig. 4: Four Point ADC Clock and Data Waveforms. The actual clock is a 
DP similar cross-sections: (I) The resultant SEEs are faults sinusoid ~ut is il!ustrat~d as a square wave for simplification of 
' thtlst&'. d. t t ft· d t ·. tnt_ Jle!?)0.!1Stratmgsarpplmgpo1ots~ -------··-----·-----··---· 
..... ····- --· a · a · 1or a 1scre e amoun o ime an -are no cons1s e 
noise spread amongst all ADC data periods ( as is ADC 
parametric noise); hence there is no advantage to DP testing 
(2) Both methods analyze approximately the same amount of 
input-data infonnation per data cycle. 
A problem with the DP method is that the test vehicle 
inherently has a greater amount of noise. This is a 
consequence of the necessity to synchronize two separate 
signal generators requiring fine granularity of frequency 
As previously stated, evaluation of signal composition such 
as temporary signal flattening or temporary phase shifts 
requires more samples per data input period (fs>>fd). As a 
simplified first approach, REAG developed the FP test 
scheme. The algorithm of the FP scheme dictates that the 
relationship of input clock (fs) to input data (fd) is fs = 4·fd 
and is illustrated in Fig. 4. Consequently, four points are 
sampled per signal period. 
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As a direct result of over-sampling, the two dimensional 
nature of SEU errors (phase and amplitude) can be precisely 
tracked and critical design considerations can be examined 
such as: {l) Will the signal retain its composure (noisy 
output)? (2) Is the phase of the output signal affected? (3) Can 
there be complete loss of data output signal (flattening)? (4) 
Will the signal filtration system require a more complex design 
implementation? Because the focus of this paper is signal 
composition and observability during SEE testing, the rest of 
this manuscript will pertain to the test fixture and irradiation 
u~lizing the FP methodology. 
IV. FP TEST SYSTEM IMPLEMENTATION 
This section concentrates on how the ADC FP test system 
was constructed. Attention to OUT architecture, test system 
noise, data capture, and data processing is discussed. 
A. NASA REAG LCDT Test Vehicle 
The LCDT has a Xilinx Spartan-3 FPGA core that can be 
configured to perfonn data processing with a variety ofDUTs. 
Fig. 5 illustrates the simple interface between the LCDT and 
the ADC OUT. Connections that are monitored by the LCDT 
coming from the OUT are the Data bus (D(13:0))and the Data 
Ready (DRY) signals as illustrated in Fig. 5. The Data bus is a 
14-bit · 2's compliment digital representation of the analog 
signal. ADC DRY (I-bit digital signal) will appear at the 
output {after a specified latency) for every applied input clock 
cycle. The DRY is a copy of the input clock when output data 
is available. Input signals to the ADC DUTs are driven by two 
separate signal generators. The _clock signal generator is the 
master source supplying the highest frequency and is 
considered the synchronizer. The Data signal generator is the 
slave and is forced to be synchronized to the master source via 
a cable connection between the two boxes. Both Clock and 
Data inputs are analog sine-wave signals and are continuous 
during irradiation. 
As with the SP and DP test schemes, FP test and evaluation 
is an analysis of fluctuations, perturbations, or loss of the ADC 
output during irradiation. In order to detect ADC SEE digital 
outputs, a comparison to a digital reference is necessary. With 
a carefully contrived test system, it is possible to use the ADC 
output prior to irradiation as reference points. The 
synchronization of the clock and ~ata signal generators, as 
previously described, is essential to analyze deviations of ADC 
output codes from its digital reference points.' With proper 
synchronization and under normal FP device operation, the 
·- - --·- -- - - - --- - -
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The FP algorithm implemented within the FPGA tester core 
has two phases: ( 1) A preprocessing phase that includes 
expected value calculations and (2) An irradiation phase that 
includes filtration and data processing. The FP technique 
requires constructing windows that are temporally 4 ADC 
clock cycles long in order to simultaneously evaluate 4 
consecutive ADC output samples. The samples 11e expected to 
track the input analog sine-wave. The tester is able to evaluate 
every clock cycle of data and report every cycle of error. This 
facilitates burst analysis with the granularity of a clock cycle. 
The following section provides a more detailed description 
of expected value calculations followed by a section 
describing SEE ADC output comparisons and evaluation. 
Analog Clock Input Function 
Generator 
00MHz 
0(13:0) 
DRY 
Fig. S: LCDT Interface to OUT Schematic. 
B. Ex.pected Value Calculations 
Analog Data Input 
Function Generator 
25MHz 
A window is defined to cover one complete period of the · · 
input signal and is illustrated in Fig. 6. Because there are 4 
sample points per window regarding the FP scheme, one 
window will have 4 bins (k=O, l ,2,3) - one for each input 
sample. Each Sample is accunrulated into its designated bin 
(e.g. sample x 1 gets accumulated into bin k= l and x2 gets 
accumulated into bin k=2). 
... _ . .. ___ output.of. the ADC_willhave..4 .distinct output codes that will - - --- - . . - - - ---· - --- - -- · ··· - -----··· -· ------ - ----- --
contain small, yet bounded, deviations from their 4 expected 
values as illustrated in Fig. 4. Without proper synchronization, 
output codes will naturally drift with significant deviations in 
value and will thereby invalidate the utilization of reference 
points for comparison purposes. Subsequently, 4 expected 
(reference) values are calculated by averaging millions of 
cycles of the ADC sampled outputs prior to every radiation 
test. A detailed description of the FP expected value 
calculations is provided in Section IV.B. 
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ADC DRY 
Window of 4 points 
Fig. 6: Four Point ADC Clock and Data Wavefonns. 
The average of each bin produces 4 expected values with E 
= (Eo, Ei, Bi, E3) and is reflected in (7). 
Total-I 
L X4n+k 
E -~n•_O~--k - Total 
k = (0,1,2,3) (7) 
The tester calculates the four expected points by capturing 
4.0xl06 ADC output values. Hence, the total number of points 
for each of the 4 average calculations is I.Ox 106• As previously 
stated, with proper system synchronization, the windowed 
ADC output codes will only deviate from the four calculated 
means by very small values. Therefore the usage of EB as with 
the SP and DP testing methods is also appropriate for FP. 
Expected values have been validated by observing that the 
ADC outputs always fall within small deviations from its 
' reference after hours of operation. The EB is set to be greater 
than maximum deviation from mean. For the FP test vehicle, 
the minimal EB was calculated to be a code of64 (4mv). 
C. Data Compares to Expected Values during Irradiation 
The ADC output code (x0 ) is captured by the LCDT every 
ADC clock cycle. After capture, it is compared to its pre-
calculated expected value to determine if there is a fault in the 
DUT output. The comparison is performed as follows: For 
each window of four points, compare incoming sample points 
(Xm mod 0 to expected values (Ek) (e.g. compare x1 to E1). The 
comparison formula performed by the LCDT is found in (8). If 
the output value deviated greater than EB from its expected 
value, it was noted as an error. · 
+ ··+f\; 
++ - • f\ 
· ++ - J\ 
- ·++ V 
6 
Fig. 7: Possible orderings of windowed 4-point Derivatives without error 
during Nonna! Operation . 
Regarding Fig. 7, the Sig]) of the derivative is of importance 
not the actual value. The sign can be obtained by subtracting 
Xn.1 from Xn. If the ordering of the four windowed ADC output 
points is disrupted, then this can be an effect of clock loss or 
signal decomposition. 
Clock loss can be detected by monitoring the DRY ADC 
output signal. As illustrated in Fig. 8, a clock loss can interrupt 
expected sequencing of incoming samples (to the tester). Once 
data sequencing has been interrupted, the tester comparison 
circuitry can not assume that the first value of the window 'Yill 
be associated with the original x 1 data item. If the tester is 
incapable of detecting and adjusting to this event, all 
comparisons thereafter will be incorrect and the test would 
have to be stopped. The LCDT handles such an event by first 
noting the upset. A dynamic synchronization scheme is then 
implemented to adjust to the new sequence ordering. The 
inclusion of dynamic synchronization elongates test time, 
increases SEE statistics, and provides a means to observe DUT 
recovery. 
Derivative I Input Ordering 
+--+ 0123 
- - + + 12 3 0 
-+ +- 2301 
+ +-- 30 1 2 
First input value is not Xj •• • Comparison 
must resynchronize to correct ordering 
(Ek+EB)< Xm '""d k < (Ek+EB) 
Fig. 8: FP Windows. Tester Synchronization Causes Order of Derivatives and 
Subsequent Expected Values to Change. 
(Ek - EB)< X m mod k < (Ek +EB}, (8) E .. Cloe~ Loss and Data Synchronization (Dynamic 
--·- ---- k = (0,1,2,3); - m = (0, oo } ·- -· • ·-- -- .. -- . . . . . ......... - -- Wmdowmg) ------ ·--··- ------ ··- .. - - . - -- . 
D. Clock loss and Windowing 
Because the analog data input is a sinusoid, without SEE, 
there is a strict ordering of ADC outputs within each 4-point 
window. The windowed ordering is based on point-to-point 
derivatives. Possible derivative orderings are listed in Fig. 7. 
The previous section demonstrated how the order of ADC 
output values (tester input values) can change during a clock 
loss (e.g. E1 no longer corresponds to x1). In or~er to guarantee 
the correct sampled input is compared to the correct expected 
value, a novel approach had been developed called Dynamic 
Window Ordering (DWO). The 4 strict sequences (as 
illustrated in Fig. 7) of a sinusoidal input contained within 
each analysis window is the basis ofDWO. 
Each group of derivatives can directly be mapped into input 
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ordering schemes. The premise is illustrated in Fig. 8. The 
figure shows how the input sequence starts with x1 with its 
associated derivative sequence (e.g. +--+ -o 1 2 3). This 
implies that as the input values are captured, they should be 
compared to expected values Eo, E1, E.z, E3• The derivative 
sequence is calculated for each window (i.e. for every 4 input 
values). If a clock loss occurs, the window derivat~ve sequence 
·will change depending on how many lost clock cycles had 
occurred and will be kept track of by the tester. The example 
in Fig. 8 shows one clock cycle loss that results in the 
following window having an input sequence of Xi, x2, x3, Xo 
and after calculating the window derivatives, the inputs would 
thus be compared to the expected values: E1, E2, E3, Eo. 
V .HEAVY ION TEST RESULTS AND ANALYSIS 
A. Test Facility and Test Parameters 
Both of the DUTs (ADS5424 and ADC14155) were tested 
at the Texas A&M University Cyclotron Single Event Effects 
Test Facility using a 25MeV/u Tune at room temperature. All 
tests were run with 103<flux rate ·<104• LETs ranged from 
2.5MeV• cm2/mg to 60Mev• cm2/mg. 
B. Heavy Ion Results and Analysis/or FP Test Data 
Error signatures and their severity are important information 
that must be provided to design teams of critical systems. As 
previously stated, if a signal flattens or significant phase-shifts 
occur, the tests should be able to detect the events, their 
duration, and be able to differentiate such events. It will be 
demonstrated that the FP test methodology facilitates these 
requirements. 
All graphs in this section that reflect ADC output codes 
versus time were constructed from FP SEU radiation tests. As 
described in the previous section, expected ADC output values 
were automatically calculated prior to each radiation test run 
by the LCDT. Graphs reflect erroneous ADC output codes 
accompanied by their expected code values. Each point on the 
graphs is an actual ADC output gathered by the LCDT. Prior 
to a SEE, the outputs are indistinguishable from their expected 
values as demonstrated in each graph. During error, the graphs 
illustrate the sampled outputs' deviation from expected values 
followed by their return to expected values. It should be noted 
that although the points are exact ADC output values, they are 
connected by an EXCEL fitting algorithm. 
1) The Advantage of FP 
7 
due to the under-sampling and lack of signal information. 
After processing the error data from the FP SEE tests, the 
types of error signatures became apparent. Various error 
analyses followed such as the duration of the error (referred to 
as burst), analysis of signal distortion errors versus non-
distorted errors, clock loss (ADC DRY signal), and phase 
analysis. The following section contains a couple of examples 
of how the FP SEE data has been further studied. 
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Fig. 9: SEU producing distorted ADC output at T+l70ns. Signal eventually 
recovered to its expected value during the test after 2.036us. Internal ADC 
SEFI is most likely due to digital clock upset or PLL faull 
LET-41.2MeV•cm2/mg. 
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Fig. 10: SEU causing amplitude stretch with no phase shift in the Tl 
ADS5424. Burst starts at T + l 70ns and is recovered to near its expected value 
at T+530ns. Most of the SEU amplitude code variations from expected values 
in this burst range from 550 to 750. LET=41.2Mev•cm2/mg. 
Fig. 9 is a graph of flattening where the ADC eventually 
recovered with no intervention during the radiation test after 
2.036us. It is noted that the DP method would not have -----
- ---------·--·-- ----·-
detected the flattening. An error would have been generated at 
the start of the flattening because the Xn· Xn.1 difference bound 
could not be satisfied. However, the following flattened data 
satisfies the difference therefore the severity of the error is not 
detected. 
The signal is stretched in Fig. 10 and the signal is phase-
shifted in Fig. 11. The SP and DP method would not be able to 
differentiate between a signal stretching and a signal flattening 
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Fig. 11: SEU causing temporary phase shift in the Tl ADS5424. Burst starts 
at T+SOns and is recovered to near its expected value at T+210ns. ADC 
Sample Clock Circuitry was affected. LET=41.2MeV•cm1/mg. 
2) The Advantage of FP 
A burst is a string of consecutive ADC output code errors 
caused by one SEE. Many critical systems employ averaging 
or spectral analysis of ADC outputs over specified time 
periods. Erroneous ADC outputs that are infrequent or last for 
a relatively short· period of time can generally be filtered. 
However, frequent or long bursts can be problematic. Hence, 
in order to not disrupt the digital processing of ADC outputs, 
-- ..... -- ---- -- ....... - --
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jittered around the expected value. 
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Fig. 12: Histogram of binned SEU burst lengths for LET=2.5MeVcm2/mg. 
Event frequencies arc normalized by radiation particle:,pcr area and are hence 
error cross-sections. 
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Fig. 13: Histogram of binned SEU burst lengths for LET=41.2MeVcm2/mg. 
Event frequencies a.re normalized by radiation particles per area and are hence 
error cross-sections. 
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· understanding SEU burst lengths and their frequencies is 
essential. Fig. 12 and Fig. 13 are · histograms demonstrating 
SEU burst Length for two separate LET values. In the 
histogram graphs, error event frequency has been nonnalized 
by particles per area and is hence an error cross-section. Bin 1 
represents single cycle errors and therefore does not truly 
represent bursts. However, it is included as a comparison 
point. As expected, the frequency of all ~ursts are much lower 
for an LET of 2.5 Mev•cm2/mg (Fig. 12) than 41.2 
Mev•cm2/mg (Fig. 13). It is interesting that at the lower LET 
the frequency of bursts that are less than or equal to 100 ADC 
clock cycles is greater than single cycle upsets. This 
phenomenon is most likely because the majority of the single-
cycle faults are due to the digital portion of the ADC where as ~ 4ooo 
a significant portion of the bursts is due to the analog circuitry. ; 2000 
This leads to the conclusion that the sensitivity of the analog -; 0 
circuitry at the lower LET is more significant than that of the '5 
digital. o -2000 
The bin marked as "more" represents bursts that contained g -4000 
···-· clock losses (no AD~DRY output) or-bursts-with very small -·- < - - -· ·- -
error jittering around expected values. Upon clock loss, some •6000 
events were able to recover within IOO's of ADC input clock -8000 +--"""T"---.--,--""T"""-"""T"---,----1 
cycles (each clock cycle being IOns). However, there were T+o T+40 T+80 T+120 
some clock losses that took micro-seconds to recover. 
Most of the burst errors during irradiation for both DUTs 
(ADS5424 and ADCI4155) were observed to be small 
perturbations to the internal ADC clock circuitry such that the 
output signal preserved its shape and amplitude yet its phase 
Time (ns) 
Fig. 14: Example of loss of signal composition in the AOCl4155 due to a 
SEE during FP testing. Clock Sample rate was 100MHz and input sinusoid 
frequency was 25MHz. LET=41.5MeVcm2/mg. 
Distortion for this manuscript is defined as the ADC output 
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losing its shape, upon a SEU, and is thus a part of the signal 
composition evaluation process. The following are ADC 
outputs during SEE heavy-ion testing and provide clarity to the 
signal distortion defmition. As previously discussed, Fig. 9 
illustrates a distorted ·signal where flattening occurred during 
DUT irradiation. Fig. 14 is another example of signal 
distortio,n during SEE testing. Alternatively, Fig. IO and Fig. 
11 are examples of non-distorted SEEs. Fig. 10 demonstrates 
the ADC output being stretched following a SEU. For this 
example, the signal is considered not to be distorted. Fig. 11 is 
an example of a phase-shifted signal, however, the signal has 
kept is composition and does not qualify as a distortion event. 
Each SEE test was analyzed to search for distorted versus non-
distorted signal composition. Fig. 15 illustrates the SEU cross-
sections of Distorted vs. Non-Distorted events. It is interesting 
that distortion clearly saturates at at-least 20 MeV•cin2/mg. 
Below 20MeV•cm2/mg, a significant number of distortions is 
evident and suggests that such events should be considered 
during the design process. Alternative cross-section 
comparisons and analyses can be conducted depending on the 
defined error conditions. One example would be to compare 
the cross-sections of phase shifted (non-distorted) signals 
versus all other burst error types. 
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Fig. IS: Comparison of distorted versus non-distorted burst SEU cross. 
sections. 
VI. CONCLUSION 
Although infonnative, previous SEE ADC testing was 
unable to fully detennine signal integrity such as phase shifts 
and signal composition due to the limited nature of static 
testing [1][2)[3). Other groups have started to implement 
. conventional ADC manufacturer parametric algorithms (such 
9 
standardization package referred to as FP has been presented 
due to its robust effectiveness at fault observation. Heavy-Ion 
data obtained while implementing the FP technique was 
provided from testing ADC devices from two different 
manufacturers, Texas Instrwnents-ADS5424 . and Natio~al 
Semiconductor-ADC I4155. The results validated that the FP 
approach facilitates the observation of two-dimensional error 
signatures and signal composition during dynamic ADC 
testing and is therefore a significant enhancement to SEE data 
evaluation. 
Although FP has proven to be an effective approach to 
signal composition analysis, it is not expected to be the sole 
SEE test of ADC circuitry. Instead, it is currently considered 
to be part of a package of tests required to comprehensively 
characterize SEE ADC response. 
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- ··-· ___ as B.e~t I:r~quency_ [41 and_DP.) .fpr_SEE.s:yaluation~Such tests _ _ --·--·-----------_ - · 
have proven to be comprehensive for parametric 
measurements, but have also proven to have limitations with 
SEE characterization. 
As previously stated, a myriad of test methodologies have 
been applied by various organizations. Due to the diverse 
nature of test vehicle implementation and input 
parameterization, SEE results become incomparable. 
In response, REAq has begun development of ADC test 
. mrthodol_o~ ~13:?~~~1~ier- One of the techniques of the 
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